



US009543404B2

(12) **United States Patent**
Ting et al.

(10) **Patent No.:** **US 9,543,404 B2**
(45) **Date of Patent:** **Jan. 10, 2017**

(54) **VERTICAL BJT FOR HIGH DENSITY MEMORY**

(56) **References Cited**

U.S. PATENT DOCUMENTS

(71) Applicant: **Taiwan Semiconductor Manufacturing Co., Ltd.**, Hsin-Chu (TW)

4,958,320 A 9/1990 Homma et al.
5,346,836 A 9/1994 Manning et al.
(Continued)

(72) Inventors: **Yu-Wei Ting**, Taipei (TW); **Chun-Yang Tsai**, Hsinchu (TW); **Kuo-Ching Huang**, Hsinchu (TW)

FOREIGN PATENT DOCUMENTS

KR 20010017881 A 3/2001
TW 439268 6/2001
(Continued)

(73) Assignee: **Taiwan Semiconductor Manufacturing Co., Ltd.**, Hsin-Chu (TW)

OTHER PUBLICATIONS

(*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

Ching-Hua Wang, et al. "Three-Dimensional 4F2 ReRAM Cell with CMOS Logic Compatible Process." Electron Devices Meeting (IEDM), 2010 IEEE International , vol., No., pp. 29.6.1-29.6.4, Dec. 6-8, 2010. 4 Pages.

(Continued)

(21) Appl. No.: **14/826,318**

(22) Filed: **Aug. 14, 2015**

Primary Examiner — Min Huang

(65) **Prior Publication Data**

US 2015/0349086 A1 Dec. 3, 2015

(74) *Attorney, Agent, or Firm* — Eschweiler & Associates, LLC

Related U.S. Application Data

(62) Division of application No. 13/723,762, filed on Dec. 21, 2012, now Pat. No. 9,153,672.

(51) **Int. Cl.**
H01L 27/00 (2006.01)
H01L 29/66 (2006.01)

(Continued)

(52) **U.S. Cl.**
CPC **H01L 29/66333** (2013.01); **G11C 11/40** (2013.01); **G11C 13/0002** (2013.01);
(Continued)

(58) **Field of Classification Search**
CPC H01L 27/00
(Continued)

(57) **ABSTRACT**

Some aspects of this disclosure relate to a memory device. The memory device includes a collector region having a first conductivity type and which is coupled to a source line of the memory device. A base region is formed over the collector region and has a second conductivity type. A gate structure is coupled to the base region and acts as a shared word line for first and second neighboring memory cells of the memory device. First and second emitter regions are formed over the base region and have the first conductivity type. The first and second emitter regions are arranged on opposite sides of the gate structure. First and second contacts extend upwardly from the first and second emitter regions, respectively, and couple the first and second emitter regions to first and second data storage elements, respectively, of the first and second neighboring memory cells, respectively.

20 Claims, 6 Drawing Sheets

